SystemVerilog language consists of three very specific areas of constructs -- design, assertions and testbench.A‚A Assertions add a whole new dimension to the ASIC verification process.A‚A Assertions provide a better way to do verification proactively.A‚A Traditionally, engineers are used to writing verilog test benches that help simulate their design.A‚A Verilog is a procedural language and is very limited in capabilities to handle the complex Asic's built today.A‚A SystemVerilog assertions (SVA) are a declarative and temporal language that provides excellent control over time and parallelism.A‚A This provides the designers a very strong tool to solve their verification problems.A‚A While the language is built solid, the thinking is very different from the user's perspective when compared to standard verilog language.A‚A The concept is still very new and there is not enough expertise in the field to adopt this methodology and be successful.A‚A While the language has been...

Под заказ:
	OZON.ru - 11435 руб.	Перейти

Рейтинг книги: 5 из 5, 4 голос(-ов).